## WHAT IS CLAIMED IS:

6

7 **=** 

8 5 5

2=

3.5

2

2

- A mechanism for resource allocation in a processor,
  comprising:
- categorization logic, associated with an earlier pipeline stage, that generates instruction type information for instructions to be executed in said processor; and

priority logic, associated with a later pipeline stage, that allocates functional units of said processor to execution of said instructions based on said instruction type information.

- 2. The mechanism as recited in Claim 1 wherein said categorization logic causes said instruction type information to be stored and tagged in a queue containing said instructions.
- 3. The mechanism as recited in Claim 1 wherein said earlier pipeline stage is a fetch/decode stage of said processor.
- 4. The mechanism as recited in Claim 1 wherein said instructions are ungrouped when said categorization logic generates said instruction type information.
  - 5. The mechanism as recited in Claim 1 wherein said instruction type information defines at least four categories of

- 3 instruction.
- 6. The mechanism as recited in Claim 1 wherein said priority
- 2 logic employs separate allocation schemes depending upon categories
- 3 defined by said instruction type information.
- 7. The mechanism as recited in Claim 1 wherein said
- 2 processor is a digital signal processor.

2

3

4

5

6

7

8. A method of allocating resources in a processor, comprising:

generating instruction type information for instructions to be executed in said processor in an earlier clock cycle thereof; and allocating functional units of said processor to execution of said instructions based on said instruction type information in a later clock cycle of said processor.

- 9. The method as recited in Claim 8 further comprising storing said instruction type information is tagged in a queue containing said instructions.
- 10. The method as recited in Claim 8 wherein said generating is carried out in a fetch/decode stage of said processor.
- 11. The method as recited in Claim 8 wherein said instructions are ungrouped when said generating is carried out.
- 12. The method as recited in Claim 8 wherein said instruction type information defines at least four categories of instruction.
- 13. The method as recited in Claim 8 wherein said allocating comprises employing separate allocation schemes depending upon categories defined by said instruction type information.

14. The method as recited in Claim 8 wherein said processor

2 is a digital signal processor.

- 15. A digital signal processor (DSP), comprising:
- 2 a pipeline having stages;
- 3 functional units coupled to said pipeline;
- an instruction issue unit; coupled to said functional units,
- 5 that wide-issues instructions for execution in said functional
- 6 units;

10

11

12

2

4

- 7 categorization logic, associated with an earlier stage of said
- 8 pipeline, that generates instruction type information for said
- instructions; and
  - priority logic, associated with a later stage of said
  - pipeline, that allocates said functional units to said execution of
  - said instructions based on said instruction type information.
  - 16. The DSP as recited in Claim 15 wherein said categorization logic causes said instruction type information to be stored and tagged in a categorization queue located in said instruction issue unit and containing said instructions.
- 17. The DSP as recited in Claim 15 wherein said earlier stage 2 is a fetch/decode stage.
- 18. The DSP as recited in Claim 15 wherein said instructions
- 2 are ungrouped when said categorization logic generates said
- 3 instruction type information.

- 19. The DSP as recited in Claim 15 wherein said instruction type information defines at least four categories of instruction.
- 20. The DSP as recited in Claim 15 wherein said priority logic employs separate allocation schemes depending upon categories defined by said instruction type information.